苏州日月新半导体有限公司
诚信指数 0
一站通留言 客户留言 联系我们 联系我们 收藏此网站
首页
企业介绍
资质荣誉
供应信息
商业信息
企业新闻
招聘信息
企业名片
客户留言
产品资料
search 搜索网站中其它产品:
您现在的位置:苏州日月新半导体有限公司 > 供应信息
 
Dual-in-Line

价        格:面议   
有 效 期: 长期有效
所 在 地: 江苏省苏州市
配送信息:
供应数量:不限
了解详情,请立即咨询!
 

   
      3  4  5  6  7  8  9  10  11  12  
该公司共有 12条同类“Assembly Offerings”信息       查看全部>>
详细说明

Overview

Dual-in-Line packages have been an industry standard for many years. The applications are common in consumer products, automotive devices, memory, analog ICs, and microcontrollers. These packages have evolved into a state-of-the-art technology owing to their robust reliability and great improvement on performance. Using PTH (plated through hole) and SMT (surface mount technology) assembly, dual-in-line packages provide an assortment of packaging capabilities, especially in low pin count devices at competitive manufacturing costs.

Features

Dual-in-Line packages have been an industry standard for many years. The applications are common in consumer products, automotive devices, memory, analog ICs, and microcontrollers. These packages have evolved into a state-of-the-art technology owing to their robust reliability and great improvement on performance. Using PTH (plated through hole) and SMT (surface mount technology) assembly, dual-in-line packages provide an assortment of packaging capabilities, especially in low pin count devices at competitive manufacturing costs.
Pkg Type Lead Count Available Lead Frame Material Body Width
(mm)
Overall Thickness** (mm) Second-level Interconnection Lead Pitch (mm)
PDIP/Skinny PDIP/SDIP 8~64 Cu 7.62/10.16/17.78* 3.30~3.80 Lead (Via PTH) 1.78/2.54
SOJ 28~44 Cu/A42 7.62/10.16 3.18~3.51 Lead (Via SMT) 1.270
SOP 8~32 Cu 3.81/8.38/11.43 1.55~2.84 Lead (Via SMT) 1.270
SSOP 48/56 Cu 7.62 2.69 Lead (Via SMT) 0.635
TSOP(I) 28~48 Cu/A42 - 1.10 Lead (Via SMT) 0.50/0.55
TSOP(II) 20~54 A42 7.62/10.16 1.10 Lead (Via SMT) 0.80/1.27
(1mm=39.37mil; 1mil=25.4um)
* The width of PDIP is the distance from shoulder-to-shoulder.
** The overall thickness is the sum of body and stand-off, exclusive of PDIP. In the case of PDIP, the value is the thickness of body.

Reliability Test Plan

All the dual-in-line packages selected for temperature/humidity test and temperature cycles are subject to precondition process per JEDEC moisture LEVEL3 prior to environmental stress. The test criterion is zero defects out of 45 sampling units.
Temp/Humidity test 85°C/85% RH, 1000 hr. (JEDEC 22-A101)
Pressure cooker test 121°C/100% RH/15 PSIG, 300 hr (JEDEC 22-A102)
Temp cyclic test -65°C~150°C, 1000 CYCLES (MIL-STD-883-1010.7)
High temp storage test 150°C, 1000 hr. (JEDEC 22-A103)
High accelerated stress test 130°C/85% RH/33.5 PSIA, 100 hr. (JEDEC 22-A110)


推荐浏览
暂无信息

免责声明:本商铺所展示的信息由企业自行提供,内容的真实性、准确性和合法性由发布企业负责,一比多公司对此不承担任何保证责任。

友情提醒:为保障您的利益,降低您的风险,建议优先选择商机宝付费会员的产品和服务。


苏州日月新半导体有限公司   
联系人:冉先生   电话:55288888-82218   手机:13588888888   
技术支持:一比多  |  免责声明 | 隐私声明
增值电信业务经营许可证:沪B2-20070060     网站Icp备案号:沪ICP备05000175号
<%---站点编号 ----%> <%---页面编号 ----%> <%---页面参数1 ----%> <%---页面参数2----%> <%---页面参数3 ----%>